

Specification of Desktop 8 Channel 14-bit 500MS/sec Digitizer		
GENERAL	Form Factor 154x50x164 mm ³ (WxHxD) Desktop	Remarks
ANALOG INPUT	<p>Channels 8 channels single ended</p> <p>Impedance 50 Ohm</p> <p>Connector MCX</p> <p>Full Scale Range 0.5 or 2 Vpp SW selectable</p> <p>Bandwidth 250 MHz</p> <p>Offset Programmable DAC for DC offset adj. Range: ± 1 V</p>	
DIGITAL CONVERSION	<p>Resolution 14 bits</p> <p>Sampling Rate 500 MS/s Simultaneously on each channel</p>	
ADC CLOCK GENERATION	<p>Clock source: internal/external On-board PLL provides ADC sampling clock generation from an internal (50 MHz loc. oscillator) or external (front panel CLK-IN connector) reference</p>	
DIGITAL I/O	<p>CLK-IN (AMP Modu II) AC coupled differential input clock LVDS, ECL, PECL, LVPECL, CML (single ended NIM/TTL available) Jitter<100ppm</p> <p>TRG-IN (LEMO) External trigger input NIM/TTL, Zin = 50 Ohm</p> <p>GPO (LEMO) General purpose output NIM/TTL, Rt = 50 Ohm</p> <p>GPI (LEMO) General purpose input NIM/TTL, Zin = 50 Ohm</p>	
MEMORY	<p>5.12 MS/ch Multi-Event Buffer with independent read and write access divisible into 1 ÷ 1024 buffers Programmable event size and pre-post trigger</p>	

TRIGGER	<p>Trigger Source <i>Self-trigger</i>: channel over/under threshold for either Common or Individual (DPP only) trigger generation <i>External-trigger</i>: Common by TRG-IN front panel connector <i>Software-trigger</i>: Common by software command</p> <p>Trigger Propagation GPO digital output</p> <p>Trigger Time Stamp Waveform Recording: 31-bit counter, 16 ns resolution, 17 s range; 48-bit extension by firmware DPP-PSD: 47-bit counter, 2 ns resolution, 78 h range; 10-bit and 2 ps fine time stamp with digital CFD DPP-PHA: 47-bit counter, 2 ns resolution, 78 h range DPP-DAW: 48-bit counter, 2 ns resolution, 156 h range DPP-ZLEplus: 48-bit counter, 16 ns resolution, 625 h range</p>	
SYNCHRONIZATION	<p>Clock Propagation One-to-many clock distribution from an external clock source on CLK-IN Clock Cable delay compensation</p> <p>Acquisition Synchronization Sync Start/Stop through digital I/O (TRG-IN input, GPO output) External Trigger Time Stamp reset</p>	
ADC & MEMORY CONTROLLER FPGA	Altera Cyclone EP4CE30 (one FPGA serves 4 channels)	
COMMUNICATION INTERFACE	<p>Optical Link up to 80 MB/s transfer rate Daisy chainable: it is possible to connect up to 8/32 ADC modules to a single Optical Link Controller</p> <p>USB USB 2.0 compliant Transfer rate up to 30 MB/s</p>	
FIRMWARE	<p>Standard Firmware Digital Oscilloscope function</p> <p>DPP Firmware Special firmware for Digital Pulse Processing DPP-Pluse Hight Analyse(PHA), DPP-Pluse Shape Discriminator</p>	
Accessories		
Cables	LEMO 00 male to MCX male 1 m (8ch * 2=16)	